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Abstract—Batteries are connected in series to meet the voltage
requirement in many applications. A voltage equalizer circuit is
necessary to ensure that none of the batteries is over-charged
or over-discharged. A novel fast soft-switched cell-to-cell voltage
equalizer topology is proposed in this work. This topology can
transfer charge from multiple over-charged batteries to multiple
under-charged batteries simultaneously avoiding any unnecessary
charging or discharging of a battery to achieve fast voltage
equalization. The proposed circuit topology and modulation
method ensure zero voltage switching under all battery con-
ditions. The circuit operation and soft-switching are analyzed
and experimentally verified with a four battery voltage equalizer
prototype. The prototype is tested with a battery bank and a
hybrid ultra-capacitor bank, and a high conversion efficiency is
verified.
Keywords—cell-to-cell, fast voltage equalizer, high efficiency, soft
switching, batteries, ultra-capacitors, cell balancing.
I. INTRODUCTION
EELECTRO-CHEMICAL energy storage plays an essentialrole in electric vehicles, power backup systems, renew-
able energy generation systems, and many other applications.
Batteries are widely used as energy storage. Often a number of
batteries are connected in series to get a higher terminal voltage
which suits the application. All series-connected batteries
are charged and discharged together. Although the charging
and discharging current are same for all the batteries, their
terminal voltages may not be the same. This is a result of
unequal charge capacities of the battery due to manufactur-
ing tolerance, unequal aging, and non-uniform temperature
distribution. Hence, the batteries with lower charge capacity
experience over-charge and over-discharge in each charge-
discharge cycle. This over-charge and over-discharge further
reduces their charge capacities escalating the problem. If this
situation is allowed to continue, some of the batteries will fail
much earlier than their expected lifespan. Hence, a voltage
equalizer circuit is necessary to ensure equal voltages of all
the batteries by redistributing charge among them. This circuit
takes charge from any over-charged battery and gives it to any
under-charged battery.
There are many voltage equalizer topologies proposed in
the literature. Ideally, a voltage equalizer should take charge
only from the over-charged batteries and transfer this charge
only to the under-charged batteries without disturbing the rest
of the batteries. The cheapest and simplest topology is a
dissipative one where an overcharged battery is discharged
through a resistor to equalize voltages of the batteries [1].
This approach is not a practical one for a large battery bank
since a lot of energy is wasted in the process. Hence, all
active voltage equalizer topologies use power converters to
transfer charge with high efficiency. Some of these converter
based topologies transfer power from an individual battery
to the entire battery stack. This task is achieved by different
approaches such as multiple transformer based converter [2],
single transformer with multiple secondary windings [3]–
[8], single dc-dc converter with selection switches [9]–[14],
inverter with voltage multiplier circuit [15], [16] etc. These
topologies perform charge transfer between individual battery
and the battery string. But, this approach leads to unnecessary
charging or discharging of some of the batteries in the battery
string and causes delay in equalization and extra power loss.
The adjacent cell topologies [17]–[22] equalizes voltage of two
adjacent batteries. This adjacent battery voltage equalization
is done for each pair of adjacent batteries. This approach is
simpler and does not require voltage monitoring, but charge
transfer between two non-adjacent batteries has to be through
all the batteries between them. Hence, this approach also leads
to unnecessary charging or discharging of some of the batteries
causing extra delay and power loss.
The unnecessary charging and discharging can be avoided
if the voltage equalizer can directly transfer charge from over-
charged batteries to under-charged batteries. Very few works
have been reported which can accomplish this. A selection
switch network and isolated power converter can be used to
select one overcharged battery and one under-charged battery
and transfer charge between them [23]–[26]. Although this
approach uses less number of high frequency switches and
achieves direct cell-to-cell charge transfer, batteries are se-
lected sequentially and voltage equalization happens between
a pair of batteries at a time. Hence, this process takes a long
time. The fastest way to equalize the voltages of a string of
series connected batteries is to transfer charge from all over-
charged batteries to all under-charged batteries simultaneously
without charging or discharging the rest of the batteries in
the string. A multi-winding transformer based approach is
proposed in [27] to achieve multi-cell to multi-cell charge
transfer which suffers from the problem of leakage inductance
of the transformer windings and difficulties in implementa-
tion of the multi-winding transformer. Multi-cell to multi-cell
charge transfer is achieved using switched capacitors in [28]
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2and [29]. A delta-structured switched capacitor network in used
in [28] where the number of capacitors increases rapidly with
the number of batteries in series. The topology proposed in
[29] is simpler and uses only one capacitor per battery. The
equalization currents in the batteries in the topologies in [27]–
[29] depend on the voltage differences among the batteries.
Hence, the equalization power of the equalizer decreases with
the progress of the voltage equalization process leading to
longer equalization time.
A bi-directional Cuk converter based topology is proposed
in [30] where each battery is connected to a common energy
bus through a bi-directional Cuk converter, leading to complex
implementation. It requires close-loop control of the battery
currents making this approach costly and more complicated to
implement. However, the battery currents do not depend on
the voltage differences and the equalizer can work with its
rated power all the time to achieve faster voltage equalization
compared to [27]–[29]. A simpler topology is proposed in
[31] using one half-bridge leg, one capacitor and one inductor
for each battery. The battery currents in this topology do not
depend on the voltage differences and there is no need for
close-loop current control. Thus, the topology proposed in
[31] achieves faster multi-cell to multi-cell charge transfer
compared to [27]–[29] with a simpler control and circuit
implementation compared to [30].
However, the sin-triangle modulation used in [31] leads to
high switching frequency and hard switching, thus reducing
converter efficiency.
This work is an improvement over the approach presented
in [31]. The topology presented here has structural similarity
to [31], but with suitable modification, component selection,
and modulation method, leads to lower size and cost, simpler
control and higher efficiency due to ZVS of all the switches
while achieving all the advantages of [31]. This voltage equal-
izer can transfer charge from multiple batteries to multiple
batteries simultaneously while avoiding unnecessary charging
or discharging of any battery. The equalization current does
not depend on the voltage differences of the batteries. All
these features leads to fast voltage equalization. An open
loop control approach with only battery voltage sensing is
sufficient to achieve cell balancing. The proposed modulation
helps to achieve soft-switching of the switching devices under
all battery conditions leading to high efficiency.
II. TOPOLOGY
The circuit topology is adopted from [31] with an additional
small capacitor Cs connected across each switch to achieve
ZVS operation as shown in Fig. 1. In this topology, each battery
has one half-bridge converter leg. The pole of the converter leg
is connected to a series combination of a capacitor C and an
inductor L. One terminal of each inductor is connected at a
common node. The capacitors, C, connected to the converter
poles are used to block dc voltage. The capacitance of C is
chosen to be large so that it offers negligible impedance at
the switching frequency. The inductor determine the maximum
possible current in the converter legs.
The dc bus capacitors, Cdc is used as a filtering element to
filter out the switching components from the battery current.
The capacitor Cs is only used to achieve resonant transition
and it has to store a small amount of energy. Hence, a low cost
ceramic capacitor with small capacitance value can be used as
Cs.
 
 
 
Fig. 1. Schematic diagram of the proposed voltage equalizer.
(a) (b)
Fig. 2. (a) Square wave function, Sq(t), (b) Triangular wave function, Tr(t)
.
A. Modulation
The modulation strategy uses phase shifted square-waves
instead of sine-triangle PWM used in [31]. This modulation
technique helps to achieve higher efficiency with lower circuit
component requirements and lower complexity in implement-
ing the control algorithm in digital controller. The proposed
modulation strategy along with the control algorithm is ex-
plained below.
The top device of each half bridge converter leg is controlled
with a square wave of 0.5 duty and time period Ts. However,
the phase of each of these square waves is determined based on
the condition of the corresponding battery. For describing these
signals and subsequent analysis, two periodic functions Sq(t)
and Tr(t) of time period Ts are defined as shown in Fig. 2. An
Op-Amp based non-isolated voltage sensor is used to sense all
the battery voltages. The sensed voltages are then sent to the
3digital controller using Analog to Digital Converter (ADC).
The digital controller then decides which battery voltages are
within acceptable voltage range, which batteries have to be
charged and which ones to be discharged.
Fig. 3. Flowchart of the algorithm for controlling charging and discharging
the kth battery.
A battery voltage is assumed to be acceptable if it is within
a small voltage tolerance Vtol around the average voltage of
all the batteries. The average voltage of all the batteries for a
battery bank consisting of n number of batteries in series is
given by,
Vavg =
∑n
k=1 Vbk
n
(1)
Where, Vbk is the voltage of the kth battery. The upper limit Vh
and the lower limit Vl of the acceptable voltage band around
the average voltage are given by,
Vh = Vavg + Vtol (2)
Vl = Vavg − Vtol (3)
The decision to charge of discharge a battery is taken based on
its voltage based on the algorithm shown in the flowchart in
Fig. 3 where Sk and S′k are the gate drive signals respectively
of the top and the bottom devices of kth converter leg and δTs
is the phase difference among the charging and discharging
converters.
In general, the gate drive signal for the top device of the
kth converter is given by,
Sk =
1
2
+
1
2
Sq(t− δkTs) (4)
The modulation strategy is as follows,
• If kth battery needs to be discharged then δk = 0.
• If kth battery needs to be charged then δk = delta where
δ > 0.
• For the rest of the batteries, both the devices of the
converter leg are turned off.
The following subsections discuss how this modulation strat-
egy achieves the goal of voltage equalization among multiple
series connected batteries.
B. Operation
The operation of the equalizer circuit is explained here with
equivalent circuit and mode diagrams for a specific case of four
batteries where battery 1 and 2 are discharging and battery 3
and 4 are charging. For kth converter in Fig. 1, the pole voltage
with respect to the negative terminal of kth battery is given
by,
Vpk = SkVbk (5)
=
Vbk
2
+
Vbk
2
Sq(t+ δkTs) (6)
(a) (b)
Fig. 4. (a) Equivalent circuit of the equalizer circuit for four batteries, (b)
ac equivalent circuit of (a).
A equivalent circuit is obtained for four batteries in Fig. 4(a)
using (6). Since, the dc blocking capacitor C blocks the dc
voltages in the circuit in Fig. 4(a) and does not offer significant
impedance at switching frequency, the ac equivalent circuit is
derived as shown in Fig. 4(b), where,
Vk =
Vbk
2
Sq(t+ δkTs) (7)
Since, battery 1 and 2 discharging and battery 3 and 4 charging,
δk = 0 for k = 1, 2 and δk = −δ for k = 3, 4. The gate signals
to the top devices are given by,
S1 = S2 =
1
2
+
1
2
Sq(t) (8)
S3 = S4 =
1
2
+
1
2
Sq(t− δTs) (9)
The voltages V1, V2, V3 and V4 in Fig. 4(b) are plotted in Fig. 5
along with the gate signals in (8) and (9). Using superposition
theorem in Fig.4(b), it can be shown that,
Vo =
V1 + V2 + V3 + V4
4
(10)
Vo is plotted in Fig. 5 using (10). Voltages across the inductors
can be derived from plots of V1, V2, V3, V4 and Vo as shown in
Fig. 5. The voltages across the inductors are used to obtain the
waveforms of the inductor currents. These inductor currents
4Fig. 5. Voltage and current waveforms in four cell equalizer circuit in different
modes of operations.
are used to explain the operation of the circuit in different
modes.
The circuit operation has six modes of operation as shown
in Fig. 5. Each mode is shown with the current flow path,
direction and current value. The effect of dead time is not
considered here.
 
 
(a)
 
 
(b)
 
 
(c)
 
 
(d)
 
 
(e)
 
 
(f)
Fig. 6. Different modes of operations of a four cell equalizer, (a) mode I,
(b) mode II, (c) mode III, (d) mode IV, (e) mode V and (f) mode VI.
• Mode I and II: In mode I and II top devices of converter
1 and 2 and bottom devices of converter 3 and 4 are
conducting. Current flow paths in both the modes are
same, but the direction of current flow in one mode is
opposite to other. If the slope of current in mode III is
very small, then due to the symmetry of currents and
duration of modes I and II in Fig. 5, current flowing
through the dc bus capacitors in these modes will only
5lead to a switching frequency ac current in them. How-
ever, if the slope of current in mode III is not negligible,
then the net effect of the currents in mode I and II is
to discharge Cdc of second converter and charge Cdc
of third converter with a small amount of charge. Thus,
some power transfer takes place in these modes which
is small compared to the power transfer in mode III and
VI. So, mode III and VI decide which battery is charging
and which battery is discharging.
• Mode IV and V: In these modes, bottom devices of
converter 1 and 2 and top devices of converter 3 and
4 are conducting. Similar to mode I and II, the current
path is same in both the modes, but current direction in
mode IV is opposite to the current direction in mode
V. Thus, similar to mode I and II, the current flow
in these modes mainly leads to a switching frequency
ac current flowing through the dc bus capacitors and a
small amount of power transfer happens which is small
compared to mode III and VI.
• Mode III and VI: In mode III, all the top switches of
all four converters are conducting and mode IV, all the
bottom switches are conducting. The fourth converter
charges its dc bus capacitor in mode III, but does not
charge or discharge it in mode VI. Thus, the charging
current has a dc component which charges the battery
4. Similarly, the first converter does not charge or
discharge its dc bus in mode III, but discharges it in
mode VI. The dc component of the discharge current is
used to discharge battery 1. Hence, charging of battery
4 and discharging of battery 1 are achieved in these
two modes.
Dc bus capacitor in third converter is charged with
current (i3 + i4) in mode III and discharged with i4
in mode VI. Due to equal duration of these two modes
and symmetry of waveform of i4, the current i4 only
produces a switching frequency ac current in the dc bus
capacitor. Thus, the current i3 in mode III effectively
provides charging current to the dc bus capacitor and the
dc component of this charging current charges battery 3.
Similarly, the dc bus capacitor of the second converter is
charged with current i1 in mode III and discharged with
current (i1 + i2) in mode VI. Due to equal duration of
these two modes and symmetry of waveform of i1 in
Fig. 5, the current i1 produces a switching frequency ac
current in the dc bus capacitor and i2 provides discharge
current to the dc bus in mode VI. The dc component
of this current leads to discharge of battery 2. Hence,
battery 2 is discharging while battery 3 is charged.
Thus, power transfer from multiple batteries to multiple
batteries is possible simultaneously with this topology.
C. Power and Current Calculation
1) Inductor Current: The voltage and current waveforms
are similar to a phase-shifted half-bridge converter. However,
the expression for inductor current in this converter need to
extended for n number of converters connected together in
the case of the proposed topology. The derivation of inductor
current is provided in Appendix A. The inductor current in the
kth converter can be expressed as,
ik =
Ts
8nL
[
nVbkTr(t+ δkTs)−
n∑
i=1
VbiTr(t+ δiTs)
]
(11)
2) Power Transfer: Power transfer from kth source is given
by,
Pk =
1
Ts
∫ Ts
0
Vpkikdt (12)
=
1
Ts
∫ Ts
0
[
Vbk
2
+
Vbk
2
Sq(t+ δkTs)
]
ikdt (13)
Since, the current ik has only switching frequency component
and its harmonics,
Pk =
1
Ts
∫ Ts
0
[
Vbk
2
Sq(t+ δkTs)
]
ikdt (14)
=
1
Ts
∫ Ts
0
Vbk
2
Sq(t+ δkTs)
Ts
8nL
[
nVbkTr(t+ δkTs)
−
n∑
i=1
VbiTr(t+ δiTs)
]
dt (15)
The expression for power is obtained by evaluating the
integral in (15) and can be expressed as follows,
Pk =
Vbk
4nLfs
[
n∑
i=1
Vbi(δk − δi) (1− 2|(δk − δi)|)
]
(16)
It can be observed from (16) that the power transfer level
between batteries does not depend on the difference between
the battery voltages.
3) Battery Current: Using KCL in Fig. 1, following expres-
sion can be obtained,
ibk + iCk = Skik −
k∑
j=1
ij (17)
Here, Sk is the gate signal of the top device of the kth
converter. The sum of battery and dc bus capacitor currents has
a dc component and switching frequency components. Most
of the ac component flows through the capacitor, Cdc. DC
component in battery current is given by,
Ibk =
Pk
Vbk
=
1
4nLfs
[
n∑
i=1
Vbi(δk − δi) (1− 2|(δk − δi)|)
]
(18)
The expression of battery current in (18) does not depend on
the voltage differences of the batteries. Thus the equalization
power does not reduce as the battery voltages come closer to
each other with progress in the equalization process and the
equalization process does not slow down with time.
6D. Battery Voltage in Acceptable Range
The battery with voltage in the acceptable range should not
take part in power transfer. Hence the algorithm in Fig. 3 turns
off both the switches of the converter when battery voltage
is within the upper and lower limits. But, it is possible that
the diode in parallel with the mosfet can turn on and act as a
rectifier to charge the battery. The following analysis is done
to find out the condition for diode turn-on.
Voltage equalizer circuit for four batteries are considered
here as shown in Fig. 7(a). The pole voltage of kth converter
with respect to the negative terminal of kth battery is given
in (6). The pole voltage of kth converter with respect to the
ground is given by,
Vpk gnd =
k−1∑
i=1
Vbi + Vpk (19)
=
k−1∑
i=1
Vbi +
Vbk
2
+
Vbk
2
Sq(t+ δkTs) (20)
 
 
Fig. 7. (a) Schematic diagram and (b) equivalent circuit of a four cell
equalizer where one battery is not exchanging power.
The voltage of the common point of all the inductors, Vo
has an switching frequency ac component Vo ac and a dc
component Vo dc,
Vo = Vo ac + Vo dc (21)
Using KVL in Fig. 7 and using (20) and (21),
Vpk gnd = VCk + VLk + Vo
⇒
k−1∑
i=1
Vbi +
Vbk
2
+
Vbk
2
Sq(t+ δkTs)
= VCk + VLk + Vo ac + Vo dc (22)
Taking average on both sides over a switching period and re-
arranging terms, the voltage blocked by dc blocking capacitor
is obtained,
VCk =
k−1∑
i=1
Vbi +
Vbk
2
− Vo dc (23)
The voltage of the common node of C and L with respect
to the ground for kth converter is given by,
Vqk = Vpk gnd − VCk (24)
=
Vbk
2
Sq(t+ δkTs) + Vo dc (25)
Now, it is assumed that the battery 3 is within the acceptable
voltage range. Hence, the mosfets of the third converter are
turned off and no current is flowing in the inductor as shown in
Fig. 7(a). So, the equivalent circuit in such condition is shown
in Fig. 7(b). Using superposition theorem, it can be shown that,
Vo =
Vq1 + Vq2 + Vq3
3
(26)
= Vo dc +
1
3
4∑
k=1,k 6=3
Vbk
2
Sq(t+ δkTs) (27)
The voltage across the top diode of the third converter in
Fig. 7(a) is given by,
Vd3 = VC3 + Vo −
3∑
k=1
Vbk (28)
Using (23) and (27),
Vd3 =
1
3
4∑
k=1,k 6=3
Vbk
2
Sq(t+ δkTs)− Vb3
2
(29)
Since, the positive peak of Sq(t) function is 1, the maximum
possible forward voltage on the diode is,
Vd3(max) =
1
3
4∑
k=1,k 6=3
Vbk
2
− Vb3(min)
2
(30)
The voltage Vb3 is within the acceptable tolerance band (Vb3 ∈
[Vavg−Vtol, Vavg+Vtol]), so the minimum value of Vb3 is given
by,
Vb3(min) = Vavg − Vtol (31)
=
Vb1 + Vb2 + Vb3(min) + Vb4
4
− Vtol(32)
⇒ Vb3(min) = Vb1 + Vb2 + Vb3
3
− 4
3
Vtol (33)
Using (33) in (30),
Vd3(max) =
2
3
Vtol (34)
The voltage across the bottom diode in the third converter is
given by,
Vd3′ = −Vd3 − Vb3 (35)
= −1
3
4∑
k=1,k 6=3
Vbk
2
Sq(t+ δkTs)− Vb3
2
(36)
7The negative peak of Sq(t) function is −1. Hence, the maxi-
mum possible forward voltage across the bottom diode is given
by,
Vd3′ (max) =
1
3
4∑
k=1,k 6=3
Vbk
2
− Vb3(min)
2
(37)
=
2
3
Vtol (38)
So, both the diodes will not turn on if the following
condition based on the forward voltage drop of the diode, Vd,on
can be ensured,
Vd,on >
2
3
Vtol (39)
In this work, a voltage tolerance of 25mV is considered which
is lower than the forward voltage drop of the diodes. Thus, it
can be ensured that the battery with voltage in acceptable range
is neither charged nor discharged.
 
 
Fig. 8. Schematic diagram of the kth converter.
III. SOFT-SWITCHING
A. Turn-on Transition
Fig. 8 shows the kth converter where the kth battery is
discharging. The current and voltage waveforms of kth con-
verter are shown in Fig. 9. It can be observed from Fig. 9,
the turn-on transition for the top device begins at t = 0.
However, the device turns on only after a small dead time.
The inductor current is negative during this transition. Since
both the devices are turned off during dead time, the negative
current flows through the top diode and the top device turns on
under zero voltage switching (ZVS) condition. The condition
for ensuring ZVS is that inductor current is negative when the
mosfet turns on. The inductor current is not controlled in close
loop. However, it is possible to find a upper limit on inductor
current at t = 0 for all battery condition as shown below,
ik(t=0) < − δ
2nLfs
Vbmin (40)
The derivation of this limit is provided in Appendix B.
Similarly, the turn-on transition for the bottom device begins
Fig. 9. Voltages across and currents in the mosfets in kth converter.
at t = Ts/2. During the dead time, the inductor current is
positive which has the following lower limit,
ik(t=Ts/2) >
δ
2nLfs
Vbmin (41)
Hence, the current flows through the bottom diode and the
bottom device turns on under ZVS condition. Thus, ZVS turn
on is ensured for all the devices of converters for discharging
batteries under all load conditions. A similar argument can
show that ZVS is ensured for converters for charging batteries
as well.
B. Turn-off Transition
In order to achieve soft-switching during turn off transitions,
an additional capacitor, Cs is connected in parallel with each
device as shown in Fig. 1. The energy stored in these capacitors
during turn off transition is recycled during turn-on transition.
The presence of Cs capacitors reduces power loss during
turn-off transition by slowing down the voltage rise across the
switching device. The value of Cs should be large enough
so that the reduced power loss is small compared to a hard
switched turn-off transition. During turn-off transition, induc-
tor can be replaced by a current source as shown in Fig. 10(a)
since the change in inductor current is negligible during current
fall duration, tf and capacitor voltage rise duration tr.
The turn-off transition of the bottom device in Fig. 10(a)
starts at t = 0 when the inductor current is ik(0) for kth
converter. Current fall in the device is assumed to be linear. The
rest of the inductor current is equally divided between the two
capacitors. Since the ik is negative at t = 0 as shown in Fig. 9,
the bottom capacitor gets charged till its voltage reaches the
battery voltage Vbk. The switch current, capacitor current, and
8(a) (b)
Fig. 10. Current fall during turn off transition of bottom device, (a) equivalent
circuit, (b) current and voltage waveforms.
the capacitor voltage during turn-off transition of the bottom
device are shown in Fig. 10(b). The power loss during this
turn-off transition is given by [32],
Ptoff soft =
ik(0)
2t2ffs
48Cs
(42)
During hard switching, the voltage rise depends on the device.
The voltage rise time Tvr is a function of device characteristics
and gate resistance. The power loss in a hard switched turn-off
transition is given by [33],
Ptoff hard =
1
2
Vbk(−ik(0))(tvr + tf ) (43)
Hence, the ratio of turn-off losses in soft-switching and hard-
switching is given by,
Ptoff soft
Ptoff hard
=
(−ik(0))t2f
24CsVb(tvr + tf )
(44)
This ratio is maximum when (−ik(0)) is maximum. An
upper limit on (−ik(0)) can be found as follows,
(−ik(0)) ≤ (n− 1) Ts
8nL
[Vbmax − (1− 4δ)Vbmin)] (45)
The derivation of this limit is provided in Appendix C.
The maximum value of (−ik(0)) is calculated to be 13.6
A using (45) for n = 4, L = 2.1µH , fs = 30kHz,
Vbmax = 14.4V , Vbmin = 10.5V and δ = 1/8. Voltage rise
time tvr is calculated as 45.4ns for battery voltage of 10.5 V
and the current fall time tf for switching current of 13.6 A is
calculated to be 10.6ns using gate resistance, Rg = 30Ω and
device characteristics from datasheet [34]. The ratio in (44) is
calculated for different values of Cs and plotted in Fig. 11.
Higher value of Cs reduces power loss in MOSFET but
increases required dead time. The required dead time must be
more than capacitor voltage rise time tr in Fig. 10(b). It is
assumed that tf << tr and inductor current does not change
significantly in the duration tr. Then the minimum required
dead time td(min) is given by,
td ≥ tr = 2CsVbk−(iK(0)) (46)
In the worst case, the minimum required dead-time is obtained
for the minimum value of (−ik(0)) which can be calculated
from (40). The minimum required dead time in (46) is plotted
in Fig. 11 along with the ratio of turn-off power losses in
soft and hard switching. From Fig. 11, Cs is chosen to be
4.7nF as a trade-off between power loss and dead time
requirement. However, the Mosfet has a parasitic capacitance
between drain and source which varies from 1.2nF to 4.3nF .
So, the effective value of Cs varies from 5.9nF to 9nF . Hence,
from Fig. 11, the power loss in soft-switching is less than 1.5%
of that in hard-switching and the minimum required dead time
is 120ns.
From (43), the hard switched turn-off loss for each mosfet
is calculated to be 0.163W for the worst case of maximum
value of (−ik(0)) and Vb. So, for eight mosfets the total
hard-switched turn-off loss is 1.31W which is 2.7% of the
rated power of the equalizer circuit. Thus, soft-switching
helps to improve the efficiency by 2.7% in the worst case.
This improvement in efficiency will be greater if the circuit
is designed for higher switching frequency. The switching
frequency in the developed prototype is restricted to 30kHz
mainly due to high conduction loss in the inductor windings
at higher frequency. A better inductor design such as use
of Litz wire in the winding can reduce the conduction loss
leading to higher switching frequency. The proposed voltage
equalizer can be implemented with lower cost and size with
high efficiency with such inductor design.
Fig. 11. Plot of the ratio of turn-off power loss between soft-switched and
hard-switched transitions and minimum required dead time with respect to the
capacitance Cs.
IV. TOPOLOGY COMPARISON
A quantitative comparison of requirement of circuit com-
ponents and efficiency as well as a qualitative comparison of
equalization speed among some of the existing topologies is
presented in Table I. It can be observed from this table that
the proposed voltage equalizer circuit achieves all the desired
properties of [31] and offers higher efficiency.
Apart from achieving higher efficiency, the proposed method
of voltage equalization offers lower requirements of ratings of
the circuit elements leading to a reduction in cost and size of
the equalizer. In order to explain this improvement, required
ratings of the passive elements for the equalizer in [31] and the
proposed equalizer are compared in Table II for same power
rating.
V. EXPERIMENTAL RESULTS
A 48 W prototype for four 12 V lead-acid batteries has been
developed in the laboratory to verify the theoretically estimated
9TABLE I. COMPARISON OF THE PROPOSED VOLTAGE EQUALIZER WITH SOME OF THE EXISTING TOPOLOGIES.
Topology Type
Number of circuit elements Multi-cell
to
multi-cell
charge
transfer
Ability to
isolate a
cell from
equaliza-
tion
Decrease in
battery
current with
voltage
convergence
Soft-
switching
Eff.
(%)
Equalization
speed
Cap. Ind. Trans. MOS.
Ref [18] Resonant Switched-capacitorbased adjacent cell n− 1 n− 1 0 2n No No Yes Yes 98.2 Moderate
Ref [5] Multi-winding transformer
based cell to stack
0 0 1
n-wind.
n No No Yes No - Satisfactory
Ref [26] Selection switch basedsingle-cell to single-cell 0 0 1 2n+ 6 No Yes No No 80.4 Moderate
Ref [28] Switched-capacitor based
multi-cell to multi-cell
n
2
(n
− 1) 0 0 2n Yes No Yes No 94.5 Good
Ref [29] Switched-capacitor based
multi-cell to multi-cell
n 0 0 2n Yes No Yes No - Good
Ref [30] Isolated Cuk based multi-cell
to multi-cell
3n 4n 0 2n Yes Yes No No 88.4 Excellent
Ref [31] Phase shifted half-bridge
based multi-cell to multi-cell
n n 0 2n Yes Yes No No 87.3 Excellent
Proposed
topology
Phase shifted half-bridge
based multi-cell to multi-cell
n n 0 2n Yes Yes No Yes 94.1 Excellent
∗Note: Cap.: Capacitor, Ind.: Inductor, Trans.: Transformer, MOS.: MOSFET, Eff.: Efficiency, wind.: winding
(a) (b)
(c) (d)
Fig. 12. Hardware images: (a) voltage equalizer circuit, (b) FPGA based
controller board, (c) battery bank, (d) hybrid ultra-capacitor (HUC) bank.
circuit operation of the proposed soft-switched topology. An
FPGA based digital controller board generates the gate pulses
which control the charging and discharging of each battery. In
TABLE II. A COMPARISON BETWEEN THE TOPOLOGY IN [31] AND
THE PROPOSED TOPOLOGY.
Circuit Parameters
Ratings for
[31]
Ratings for
proposed
topology
Nominal power 12W 48W
Switching frequency, fs 50kHz 30kHz
Inductor, L 30µH 2.1µH , 8A
Dc blocking capacitor, C 940µF, 50V 670µF , 50V
Dc bus capacitor, Cdc 4.4mF, 35V 640µF , 35V
Capacitor for soft turn-off, Cs NA 4.7nF , 35V
TABLE III. DESIGN PARAMETERS AND THE PASSIVE COMPONENTS OF
THE DEVELOPED PROTOTYPE.
Circuit Parameters Ratings
Nominal power 48W
Phase difference, (δTs) Ts/8
Switching frequency, fs 30kHz
Inductor, L 2.1µH , 8A
Dc blocking capacitor, C 670µF , 50V
Dc bus capacitor, Cdc 640µF , 35V
Capacitor for soft turn-off, Cs 4.7nF , 35V
Power MOSFET BSC009NE2LS5I, 25V, 100A
order to test the performance of the developed equalizer, the
following tests were performed,
1) Two battery are charged and two battery are discharged
at the same time to verify multi-cell to multi-cell charge
transfer capability of the equalizer as well as to measure
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the efficiency of the circuit.
2) The equalizer is tested in a situation where one bat-
tery does not need be either charged or discharged to
verify that this battery is not unnecessarily charged or
discharged while the other batteries exchange power.
3) The convergence of the battery voltages is tested to
verify the effectiveness of the equalizer and the equal-
ization algorithm.
4) A hybrid ultra-capacitor (HUC) bank is chosen for
testing the equalizer over multiple charge-discharge
cycles as the HUCs take shorter time to complete one
cycle compared to batteries. Also, this test verifies the
effectiveness of the equalizer on an energy storage with
higher charge-discharge rate.
(a) (b)
(c) (d)
Fig. 13. Experimental waveforms of (a) battery 1 current, (b) battery 2
current, (c) battery 3 current, (d) battery 4 current when 2 batteries are
discharging and two batteries are charging.
A. Testing on a Battery Bank
The developed voltage equalizer circuit is used on a battery
bank consisting of four 12 V, 60 Ah lead acid batteries con-
nected in series. In this experiment, gate pulses are generated
to discharge batteries 1 and 2 while charging batteries 3 and 4.
The Fig. 13 shows the battery currents during this experiment.
It can be observed that currents drawn from batteries 1 and
2 are positive, which means that they are discharging. The
currents drawn from battery 3 and battery 4 are negative, in-
dicating that they are charging. This verifies that the equalizer
is capable of transfer charge from multi-cell to multi-cell.
The measured battery currents and powers are given in Table
IV along with their theoretically calculated values using (18)
and (16) which verifies the derived equations. The battery
voltage values used in (18) and (16) are the measuredd vulues
in order to compare with the measured currents and powers.
The inpur power to the equalizer is the sum of powers of
discharging batteries (battery 1 and 2) and the output power is
the sum of the powers of the charging batteries (battery 3 and
4). The power circuit efficiency of the prototype is calculated
TABLE IV. COMPARISON BETWEEN THEORETICAL AND
EXPERIMENTAL BATTERY CURRENTS AND POWERS.
Battery Battery current Power G. D.
Volt. Theo. Exp. Err. Theo. Exp. Err. Cur.
(V ) (A) (A) (%) (W ) (W ) (%) (mA)
Bat. 1 12.69 2.284 2.427 −5.9 28.98 30.80 −5.9 31
Bat. 2 12.59 2.284 2.356 −3.1 28.76 29.66 −3.1 30
Bat. 3 12.52 −2.351 −2.329 0.9 29.43 29.16 0.9 30
Bat. 4 12.04 −2.351 −2.305 2.0 28.31 27.75 2.0 29
∗Note: Volt: voltage, Theo: theoretical, Exp: experimental,
Err: error, G.D.: gate driver, Cur: current
to be 94.13% from the measured battery powers in Table IV.
However, the gate drive loss is not negligible compared to
the power level of the circuit of 48 W. Gate drive circuit is
powered by the batteries. The total loss in gate drive circuit
is calculated to be 1.496W from Table IV. Considering the
gate drive loss, the overall efficiency of the voltage equalizer
is 91.76%.
(a) (b)
(c) (d)
Fig. 14. Experimental waveforms of (a) battery 1 current, (b) battery 2
current, (c) battery 3 current, (d) battery 4 current when 2 batteries are
discharging and one battery is charging.
The battery current waveforms in Fig. 14 are measured when
battery 1 voltage is within the acceptable range, battery 2 and
3 need to be discharged and battery 4 needs to be charged. It
can be observed from the current waveforms that currents in
battery 2 and 3 are positive. The current in battery 4 is negative
and is almost twice of the current in battery 2 or 3. Hence,
battery 2 and 3 are discharged together to charge battery 4
while current in battery 1 is zero. This observation verifies
that the battery whose voltage is within the acceptable range
is not charged or discharged while other batteries exchange
charge among them and unnecessary charging or discharging
is avoided.
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B. Voltage Convergence Test
The equalizer is tested to verify its ability to achieve con-
vergence of the battery voltages. The batteries are unequally
charged to create voltage difference among them. Then, the
voltage equalizer is used on the battery string and is controlled
by the algorithm in Fig. 3. The battery voltages during this
test are plotted in Fig. 15. The battery voltages has an initial
difference of 1.3V among them and converge within a voltage
band of 30mV in 90min.
Fig. 15. Plot of the battery voltages during voltage convergence test.
C. Verification of Soft-switching
The soft-switching of the proposed topology is also verified
with this prototype. The worst condition for achieving soft-
switching occurs when the switching current is minimum.
As discussed in the appendix, the switching current will
be lowest in one of the discharging batteries if only one
battery is charging and all other batteries are discharging. In
order to verify soft-switching under this condition, switching
waveforms are observed when battery 1, battery 2 and battery
3 are discharging while battery 4 is charging. Since the device
current cannot be directly measured, the gate-source voltage
is measured instead to estimate the current fall and rise in
the device. Fig. 16 shows the drain-source voltage (Vds) and
gate-source voltage (Vgs) of the bottom device of the converter
connected to battery 1.
Fig. 16(a) shows the turn-on transition. The voltage across
the device, Vds falls to zero before the gate voltage, Vgs starts
to rise. So, the current rise in the device occurs at zero voltage
across the device. Hence, zero voltage switching (ZVS) is
achieved in turn-on transition. Fig. 16(b) shows the turn-off
transition. The current through the MOSFET reduces to zero
when the gate voltage, Vgs reduces and crosses the threshold
voltage. The threshold voltage of the MOSFET is 2V [34]. It
can be observed from Fig. 16(b) that when the gate voltage, Vgs
falls below 2V, the voltage across the device, Vds is less than
1V. So, the power loss in this transition is very small compared
to a hard-switched transition. Hence, ZVS is achieved for turn-
off transition as well.
D. Testing on a Hybrid Ultra-capacitor Bank
The developed four cell voltage equalizer prototype is used
on a hybrid ultra-capacitor (HUC) bank consisting of four
HUC racks. Each HUC rack has twenty 12 V, 2500 F HUC [35]
(a)
VdsVgs
(b)
Fig. 16. Waveforms of drain-source voltage, Vds and gate-source voltage,
Vgs of a MOSFET during (a) turn-on and (b) turn-off transitions.
connected in parallel. Four HUC racks are connected in series
and the voltage equalizer is used to equalize the voltages of
the HUC racks. The series connected HUC racks were charged
and discharged by Bitrode Battery Module Test System [36] at
40 A. Since, HUC takes considerably less time for one charge-
discharge cycle, this HUC bank is used to test the equalizer
over multiple charge-discharge cycles. The voltage equalizer is
tested on the HUC bank continuously over 18 charge-discharge
cycles and the recorded voltages are plotted in Fig. 17 which
shows good performance of the equalizer on the HUC bank
with high charge-discharge rate.
Fig. 17. Voltages of HUC racks over 18 charge-discharge cycles with the
voltage equalizer.
VI. CONCLUSION
A soft switched cell-to-cell voltage equalizer circuit is pro-
posed in this work. This topology avoids unnecessary charging
or discharging of any battery to achieve fast voltage equaliza-
tion. Charge transfer from multiple over-charged batteries to
multiple under-charged batteries is achieved simultaneously. A
theoretical analysis of the circuit operation is provided which
shows that the equalization current does not depend on voltage
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difference and hence, the equalization speed does not reduce
with time. It is shown theoretically that the battery whose
terminal voltage is within acceptable range is not unnecessarily
charged or discharged. Close loop control of the switches is
not required. A simple algorithm for controlling the switching
of the converters is provided. The topology operates in ZVS
condition. A theoretical analysis of switching current shows
that ZVS turn-on is achieved under all battery conditions. ZVS
turn-off is achieved with a small capacitor in parallel with
each switching device. The turn-off transition is analyzed to
determine the value of this capacitor so that ZVS turn-off
is achieved under all battery conditions and for which the
required dead time can be set for the converter. The circuit
operation is verified with a four battery voltage equalizer pro-
totype showing a good match between theoretical estimations
and experimentally measured currents and powers. It is also
verified experimentally that when switches of a converter is
turned off, the corresponding battery is neither charged nor
discharged. A voltage convergence test is performed which
shows convergence of voltages within 30mV tolerance and
verifies the effectiveness of the simple equalization algorithm.
The prototype is tested on a hybrid ultra-capacitor bank
showing good performance over 18 charge-discharge cycles.
A power circuit efficiency of 94.13% and an overall efficiency
of 91.76% is measured.
APPENDIX
A. Inductor Current
The pole voltage of the kth converter in Fig. 1 with respect
to the negative terminal of the kth battery is given by (6). The
first term in (6) is a dc quantity and the second term is an ac
square wave quantity. Since, the capacitor C connected to poles
of the converters blocks dc voltage, only the ac component of
the pole voltage takes part in power transfer. Hence, the ac
equivalent circuit is sufficient for calculation inductor current.
The ac equivalent circuit is given in Fig. 18(a) where the
voltage sources are given by,
Vk =
Vbk
2
Sq(t+ δkTs) where k = 1, 2, ..., n (47)
 
 (a) (b)
 
 
Fig. 18. Equivalent circuit for square wave modulation, (a) all the sources
are present, (b) all sources except one are replaced by short circuit.
 
Fig. 19. Applied voltage and resulting inductor current when only one source
is present.
Principle of superposition is used to obtain the cur-
rent through each voltage source. The equivalent circuit in
Fig. 18(b) is obtained by assuming that only V1 is active
and other sources are replaced by short circuit. Equivalent
inductance seen by the source V1 is given by,
Leq = L+
L
n− 1 =
nL
n− 1 (48)
So, the currents drawn from voltage sources in this condition
are given by,
i1 =
(n− 1)Vb1Ts
8nL
Tr(t+ δ1Ts) (49)
ii = − i1
n− 1 for i=2,3,...,n (50)
= −Vb1Ts
8nL
Tr(t+ δ1Ts) (51)
Now, considering contributions of all the sources and using
superposition,
i1 =
Ts
8nL
[
nVb1Tr(t+ δ1Ts)−
n∑
i=1
VbiTr(t+ δiTs)
]
(52)
In general, the inductor current in the kth converter can be
expressed as,
ik =
Ts
8nL
[
nVbkTr(t+ δkTs)−
n∑
i=1
VbiTr(t+ δiTs)
]
(53)
Let’s consider that m number of batteries are discharging
and (n−m) number of batteries are charging. Then, without
any loss of generality, it can be assumed that batteries 1 to
m are discharging while the rest of them are charging. As
discussed in Section II-A, δk = 0 for discharging converters
and δk = −δ for all charging converters. Lets consider kth
converter, where k ∈ (1,m). Now, using these gate signal
phases in (53), the expression for inductor current can be
reduced to,
ik =
Ts
8nL
[(n− 1)Vbk − m∑
i=1,i6=k
Vbi
Tr(t)
−
(
n∑
i=m+1
Vbi
)
Tr(t− δTs)
]
(54)
= c [aTr(t)− bTr(t− δTs)] (55)
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Where,
a = (n− 1)Vbk −
m∑
i=1,i6=k
Vbi (56)
b =
n∑
i=m+1
Vbi (57)
c =
Ts
8nL
(58)
The minimum current in switches during switching transi-
tions determines the minimum required dead-time for ensuring
soft-switching. Hence, the inductor current is analyzed in the
next subsection to find out its minimum value during switching
transitions.
 
Top device Bottom device
0-
 
-
-
-
Dead time
Fig. 20. Waveforms of gate pulses and inductor current of a converter leg
where the battery is discharging.
B. Upper Limit on (ik(t = 0))
The inductor current in kth converter is shown in Fig. 20
using (55) along with the gate pulses to top and bottom devices
of the converter leg. From the Fig. 20, the following quantities
can be calculated,
d = −bc+ 4
Ts
bc(Ts/2− δTs) = bc(1− 4δ) (59)
e = −(−bc+ 4bc ∗ δ) = (1− 4δ)bc = d (60)
f = −(−ac+ 4
Ts
ac.δTs) = (1− 4δ)ac (61)
The switching instances in a time period shown in Fig. 20 are
t = 0 and t = Ts/2 for all converters connected to discharging
batteries including the kth converter.
The inductor currents in the kth converter at the time
instance t = 0 is obtained from Fig. 20 as follows,
ik(t = 0) = −(ac− d) = −is2 (62)
The expression of ik(t = 0) is derived from (62) using (56),
(57) and (58), as follows,
−ik(t = 0) = c
[
nVbk −
m∑
i=1
Vbi −
n∑
i=m+1
Vbi(1− 4δ)
]
(63)
Here, (1− 4δ) > 0 since δ < 1/4. Lets define,
VM =
∑m
i=1 Vbi
m
(64)
Vm =
∑n
i=m+1 Vbi
n−m (65)
Vavg =
∑n
i=1 Vbi
n
=
mVM + (n−m)Vm
n
(66)
Now, from (63), Vbk has to be minimum to minimize (−ik(t =
0)). Since, kth battery is discharging, it is overcharged. Hence,
the voltage of kth battery must be higher than the average
battery voltage of the battery string. So, in worst case,
Vbk(min) = Vavg (67)
From (63),
− ik(t = 0) = c
[
nVavg −
m∑
i=1
Vbi −
n∑
i=m+1
Vbi(1− 4δ)
]
= c [(mVM + (n−m)Vm)−mVM − (n−m)Vm(1− 4δ)]
= 4δc(n−m)Vm (68)
To minimize the expression of (−ik(t = 0)) in (68), the
worst case is considered where, m = mmax = n − 1 and
Vm = Vbmin. The minimum value of −ik(t = 0) is obtained
as follows,
−ik(t = 0) ≥ δ
2nLfs
Vbmin (69)
⇒ ik(t = 0) ≤ − δ
2nLfs
Vbmin (70)
C. Upper Limit on (−ik(t = 0))
The expression of (−ik(t = 0) in (63) is rearranged as
follows,
−ik(t = 0) = c
[
(n− 1)Vbk −
m∑
i=1,i6=k
Vbi
−
n∑
i=m+1
Vbi(1− 4δ)
]
(71)
The expression in LHS of (71) is maximized for a given m if
Vbk = Vbmax and Vbi = Vbmin for i ∈ [1, 2, ...,m − 1,m +
1, ..n], and the following expression is obtained,
−ik(t = 0) = c[(n− 1)Vbmax − (m− 1)Vbmin
− (n−m)Vbmin(1− 4δ)]
= c
[
(n− 1)Vbmax − (n− 1)Vbmin
+ 4δ(n−m)Vbmin
]
(72)
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The current −ik(t = 0) in (72) is maximized if m = mmin =
1,
−ik(t = 0) ≤ (n− 1)c[Vbmax − (1− 4δ)Vbmin)] (73)
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